Adiabatic Computing for CMOS Integrated Circuits with Dual-threshold CMOS and Gate-length Biasing Techniques
نویسندگان
چکیده
منابع مشابه
Design Techniques for Gate-Leakage Reduction in CMOS Circuits
Oxide tunneling current in MOS transistors is fast becoming a non-negligible component of power consumption as gate oxides get thinner, and could become in the future the dominant leakage mechanism in sub-100nm CMOS circuits. In this paper, we present an analysis of static CMOS circuits from a gate-leakage point of view. We first consider the dependence of the gate current on various conditions...
متن کاملGate-level power and current simulation of CMOS integrated circuits
In this paper, we present a new gate-level approach to power and current simulation. We propose a symbolic model of complementary metal–oxide–semiconductor (CMOS) gates to capture the dependence of power consumption and current flows on input patterns and fan-in/fan-out conditions. Library elements are characterized once for all and their models are used during event-driven logic simulation to ...
متن کاملPower Dissipation analysis of Conventional CMOS and Adiabatic CMOS circuits
In recent years, low power circuit design has been an important issue in VLSI design areas. If the power consumption is less, then the amount of power dissipation is also less. Energy recovery adiabatic logic circuit is a low power design solution. Adiabatic circuits are those circuits which work on the principle of adiabatic charging and discharging. These circuits recycle the energy from outp...
متن کاملAccurate Power Analysis of Integrated CMOS Circuits on Gate Level
Thanks are due to my former colleagues of the low power group Gerd Jochens, Lars Kruse and Bernd Timmermann for inspiring discussions. who did numerous simulation runs and part of the implementation of GliPS and OCHATO. I would also like to take the opportunity to thank my colleague Till Winteler for reviewing the manuscript. Microelectronic products are the essential key for products of much h...
متن کاملLow Leakage Circuits Design with Optimized Gate- length Biasing
With the technology process scaling, leakage power dissipation is becoming a growing number of percentage in total power dissipation. This study presents a new method in the gate-length biasing technique to achieve a cost-effective gate-length with a most benefit between leakage reduction and delay increasing. With the optimized gate-length, typical combinational and sequential circuits are rea...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Information Technology Journal
سال: 2011
ISSN: 1812-5638
DOI: 10.3923/itj.2011.2392.2398